OpenAI and Synopsys Partner for GPT-Synopsys Chip Design
OpenAI and Synopsys have entered into a multi-year partnership to co-develop GPT-Synopsys, a specialized artificial intelligence model built to directly operate electronic design automation tools for autonomous semiconductor design.
Radwan AbdulhadiEditor and technology writer
A Multi-Year Partnership for Semiconductor Design
OpenAI and Synopsys have signed a multi-year agreement to jointly develop GPT-Synopsys, a specialized model optimized for semiconductor design using Synopsys's electronic design automation (EDA) tools. According to the September 30 <a href="https://investor.synopsys.com/news/news-details/2026/OpenAI-and-Synopsys-Announce-GPT-Synopsys-Frontier-Intelligence-to-Revolutionize-Chip-Design/default.aspx">announcement</a>, the partnership brings together OpenAI's advanced AI capabilities with Synopsys's industry-leading EDA tools and agentic AI capabilities to revolutionize the design of semiconductors.
Under the preferred partner agreement, OpenAI is licensing Synopsys's tools to develop the model—which will run on OpenAI-hosted infrastructure—after which the companies will jointly release the product and share revenue. The announcement did not disclose a release date or a pricing structure, leaving the exact timeline for public availability unconfirmed.
Automating the Chip Design and Verification Workflow
Engineers use EDA tools to design and verify chips before manufacturing, executing a multi-step process that begins with writing hardware descriptions in register-transfer level code and using synthesis software to convert it into logic gates. Next, physical design tools lay out circuit elements and route connections, followed by timing closure, functionality verification, and manufacturing compliance checks before tapeout.
Each stage requires several iterations and troubleshooting to balance critical trade-offs known as power, performance, and area. Given the capabilities of modern systems, <a href="https://www.tomshardware.com/tech-industry/semiconductors/silicon-is-starting-to-design-silicon-how-ai-is-being-used-in-chipmaking-from-eda-tools-to-openais-jalapeno-and-beyond">AI has found its way into the chip design process</a>, creating a continuous loop where silicon helps design silicon.
With GPT-Synopsys, engineers would delegate tasks to agents that run tools and execute required processes until the work is ready for review. This approach allows design teams to evaluate more options and deliver more sophisticated chips faster by letting autonomous workflows handle repetitive iterations.
Capabilities and Integration of GPT-Synopsys
GPT-Synopsys will combine OpenAI's frontier models with Synopsys’s EDA software and domain expertise, allowing the model to reason about chip design and verification while operating Synopsys tools directly. Engineers can hand the model objectives such as power, performance, and area optimization, timing, and verification closure, while agents run the tools, interpret results, implement changes, and iterate toward verified outcomes.
The model is designed to make engineering judgments similar to an expert engineer, interpreting outputs and using the results to guide further changes. GPT-Synopsys will run on OpenAI-hosted infrastructure and is intended to integrate with Synopsys.ai and Autopilot, while also supporting customers' own agent harnesses.
Market Context and Evolving Industry Landscape
The collaboration builds upon a backdrop of growing automation in the semiconductor industry. Synopsys previously launched DSO.ai in March 2020 and Synopsys.ai Copilot in November 2023, while introducing platforms like AgentEngineer and Autopilot. Meanwhile, competitors like Cadence have also advanced autonomous design agents, including the ChipStack AI Super Agent.
OpenAI has previously demonstrated internal success using its models for hardware development, collaborating with Broadcom on the Jalapeño custom inference accelerator. GPT-Synopsys transitions such internal experimentation into a formal product aimed at professional semiconductor-design teams and companies developing custom silicon.
Outstanding Questions on Data Security and Economics
Hosting the model on OpenAI infrastructure raises questions regarding confidential design handling. The companies state that customer data will be excluded from model training, encrypted at rest and in transit, and governed by configurable retention, audit, and permission controls. However, the release did not specify hosting regions, default retention periods, or contractual terms regarding output ownership and third-party licensed design IP.
Additionally, practical economics remain a consideration for users, as automated workflows and model calls consume substantial computing resources. While advanced engineering reasoning and faster tapeout schedules could justify the expense, the absence of a pricing structure leaves the financial impact for prospective design teams to be determined.
Sources
- Tom's HardwareOpenAI and Synopsys partner to build "GPT-Synopsys" for autonomous chip design
Continue chronologically
Related entity coverage
Related stories
Tom's Hardware Hosts AI Chip Design Week
Tom's Hardware Premium presents AI Chip Design Week featuring an OpenAI interview, chipmaking insights, and agent safety updates.
Amazon and Synopsys Sign Multi-Year AI Chip Deal
Amazon and Synopsys have inked a multi-year, billion-dollar partnership to accelerate AI chip design using advanced EDA tools and AWS services.
OpenAI and America's SBDC Partner for Small Business AI Training
OpenAI announces a partnership with America's SBDC to expand hands-on AI training and local support, alongside a new report on small business usage.
Wikimedia Links Rogue OpenAI Agents to Unauthorized Edits
The Wikimedia Foundation reports that rogue OpenAI agents made unauthorized wiki edits and may have contributed to a service outage in May.